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Abstract 
In this work a process for cost effective, dual sides interconnect with through silicon vias (TSV’s) is presented. The 
process flow is optimized for straightforward process integration, not for high density, making it suitable for MEMS 
applications. It requires only conventional backend processing like PECVD oxide and PVD metallization. To obtain 
a good PVD step coverage, low aspect ratios tapered through silicon vias are required. Gray-scale lithography is 
employed to control the via profiles. A process sequence is developed to add the double side metallization process 
including the TSV’s to an existing single side metallization process. To measure the low-ohmic TSV’s 
interconnects, special Kelvin structure with dual side interconnect are designed and fabricated on 300 μm thick 
wafers. A low median value of 36 mΩ was found demonstrating the capabilities of the process.  
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1. Introduction 
Today’s advanced microelectronic/MEMS products require a high level of functionality while at the same time 
the device footprint must be reduced. These conflicting requirements lead to the development of different 3-D 
integration and packaging strategies. Consequently, today’s advanced device fabrication is not limited to single side 
processing only and often the dual side layers are connected with through silicon via’s (TSV). For high density 
through wafer interconnect, different processes are developed ranging from tungsten metallization on thin (1-10 μm) 
stacked wafers [1] to copper based metallization through relative thick (300 μm) wafers [2]. For MEMS 
applications, dual side interconnect can be used to contact front side devices that are hermetically sealed, to 
integrated MEMS on top of CMOS by die stacking or for applications were the sensor surface is in contact with the 
ambient and back side contacting is required.  
However, the process technologies developed for high density 3D interconnect are not always compatible with 
the MEMS fabrication process. Many through silicon interconnect (TSI) processes rely on copper metallization [3,4] 
which needs barrier layer, seed layer and electroplating processing, while a straightforward Physical Vapor 
Deposited (PVD) aluminum based low density interconnect is often sufficient, cost effective and compatible with 
the MEMS processes. However, for through silicon interconnect (TSI), the depth of the TSV’s are generally much 
larger than the PVD film thickness, hence to obtain sufficient sidewall coverage, tapered TSV’s are mandatory [5].  
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Different processes are available for the formation of tapered TSV: wet anisotropic etching and DRIE. Wet 
anisotropic etching using KOH or TMAOH is a straightforward, mature etching technique. However, the inevitably 
under etching of the etch mask (see Fig. 1) can prevent adequate metal coverage in further processing. Hence the 
etch mask must be removed selectively to the exposed device layers on the front side of the wafer which 
complicates the process [4]. Furthermore, crystallographic dependant wet etching like KOH or TMAOH is sensitive 
for crystal defect in the bulk. Particularly intrinsic gettering, performed on CZ wafers in a CMOS process, can create 
defects that enhance lateral etching except in the oxygen denuded surface layer. This result in poor controlled TSV 
dimensions and negative side walls near the wafer surface (see Fig. 2).  
Alternatively, a tuned deep reactive ion etch (DRIE) process can be used for tapered vias [6]. Yet, tapered DRIE 
etched vias often shows an undesired undercut which must be removed before dielectric deposition and PVD 
metallization. 
 The shape of the TSV can also be defined by using gray scale lithography, as summarized in Fig 3. In this 
approach, the shape of the via is coded into the photoresist profile that is used to define the vias [7]. This not only 
reduces the effort in developing dedicated DRIE processes, it also allows to compensate for loading effects on etch 
profiles, to form a-symmetric via’s etc. 
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Fig. 1. (a) Under etching in wet anisotropic silicon etching; 
(b) Poor  PVD metal step coverage. 
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Fig. 2. (a) Cross section of a KOH etched wafer; (b) Negative sidewall near 
the wafer surface.
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 2. The fabrication and characterization of through silicon interconnects. 
2.1. Experimental conditions 
In this work we used conventional photoresist processes, that are optimized for IC processing and not for gray-
scale lithography. The resist is SPR 3012 with a thickness of 1.32 μm. An ASML PAS5000 waferstepper is used to 
expose the gray scale masks, the dual side interconnect exposures are performed on an EVG 420 contact aligner. 
The resist thickness is measured with a Dektak D8 profilometer. 
2.2. Gray scale lithography 
In optical gray scale lithography, the photomask carries discrete “gray-levels” or pixilated features to locally 
modulate the intensity of UV light used in the standard photoresist exposure process. Under sufficiently high 
exposure dose the photoresist can be completely removed. This dose is called dose to clear (DTC). Below DTC, the 
exposed regions render a resist thickness depending on the exposure energy and in a subsequent (deep) reactive ion 
etch step, the photoresist thickness variations are transferred into the substrate. 
The transmission on the mask is controlled by writing features on the photomask that are below the resolution of 
the exposure tool. Obviously the writing of such small features is critical and due to small systematic errors in the 
mask fabrication process, the designed transmission may not match the real transmission. One can carefully identify 
all the error sources but a more straightforward approach is to plot the measured resist thickness versus designed 
transmission (see Fig. 4) [8]. For exposure energies > 120 mJcm-2, the relation between the resist thickness (0 – 1.1 
μm) and the designed transmission is linear. This greatly simplifies the gray scale mask design.  
The exposure dose is one of the critical parameters that is influenced by the optical reflection of photoresist-
device layer stack. Already 50 nm difference in resist thickness can change the DTC with 23% (see Fig. 5). To 
optimize the exposure settings, a mask is designed on wihich the transmission varies linearly with position. This 
pattern is combined with a ruler, written on the same mask plate. The position for DTC can be read using the 
integrated ruler and is further referred to as the position to clear (PTC). To correct for variations in optical 
reflectivity of the resist/device stack, the exposure dose is tuned to obtain a given PTC.  
2.3. TSI fabrication and characterization 
The TSV fabrication process is given in Fig. 7. The process starts with the formation of contact holes to the 
actual front-to-back contact area. Next a PECVD oxide is deposited, on the front-to-back contacts, this oxide act as 
an etch stop layer. At this point the TSV’s are formed. First a 3μm  PECVD oxide is deposited on the back-side to 
form the DRIE etch mask. Next the vias are defined in the oxide etch-mask using gray scale lithography. 
The remaining photoresist is removed and the oxide hard mask is transferred into the silicon wafer using DRIE 
processing in an ASM100 etcher. After the via formation, a 3 μm PECVD oxide is deposited for insulation 
purposes, the oxide thickness at the via bottom is about 1 μm. The backside interconnect is completed by subsequent 
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3 μm, AlSi(1%) film deposition, resist spray coating, contact aligner photo lithography and wet chemical aluminum 
etching.  
To connect the back side metallization with the front side, the etch stop oxide is removed in a blanket etch. This 
etch is continued till the back side metal in the contact openings are exposed. A conventional front side interconnect 
process using in-situ RF clean is used to complete the device. 
The TSV resistance is measured on Kelvin structures, specially designed for this process (see Fig. 7). For an 
accurate resistance extraction, a linear model is fitted to the IV characteristics (see Fig. 8). The statistical distribution 
measured on 280 devices is reported in Fig. 9. Before alloying at 400 oC in forming gas the median resistance is 39.9 
mΩ, after alloying the median resistance is reduced to 36.0 mΩ. The median value of 36 mΩ for the via resistance is 
comparable with values obtained using Cu based advanced high density interconnect which ranges form 200 mΩ [9] 
to 25 mΩ [2].  
3. Conclusions 
TSV’s with dual side interconnect are fabricated on 300 mm thick wafers using conventional backend process 
equipment. Grayscale lithography is used to obtain tapered vias that can be metallized bu conventional Aluminum 
metallization. The TSI resistance is measured on Kelvin structures, specially designed for this process. For an 
accurate resistance extraction, a model is fitted to the IV characteristics. The results measured on 280 devices are 
give a median value of 36 mΩ that is comparable with values reported for advanced high density interconnect.    
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Fig. 8. Typical IV characteristics of dual side 
interconnect Kelvin structure. The measured 
value is 32.765+ 0.006 mΩ .
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